Interaction of middle-of-line (MOL) temperature and mechanical stress on 90nm hi-speed device performance and reliabilityK.Y. LimV. Chanet al.2005ESSDERC 2005
High performance and low power transistors integrated in 65nm bulk CMOS technologyZ. LuoA. Steegenet al.2004IEDM 2004
Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturingH.S. YangR. Maliket al.2004IEDM 2004
On the integration of CMOS with hybrid crystal orientationsM. YangV. Chanet al.2004VLSI Technology 2004
Performance enhancement on sub-70 nm strained silicon SOI MOSFETS on ultra-thin thermally mixed strained silicon/SiGe on insulator(TM-SGOI) substrate with raised S/DB.H. LeeA.C. Mocutaet al.2002IEDM 2002
A high performance 90 nm SOI technology with 0.992 μm2 6T-SRAM cellMukesh KhareS. Kuet al.2002IEDM 2002