High performance 65 nm SOI technology with dual stress liner and low capacitance SRAM cellE. LeobandungH. Nayakamaet al.2005VLSI Technology 2005
CVD rhenium and PVD tantalum gate MOSFETs fabricated with a replacement techniqueJames PanDon Canaperiet al.2004IEEE Electron Device Letters