Co-designing accelerators and SoC interfaces using gem5-Aladdin
- Yakun Sophia Shao
- Sam Likun Xi
- et al.
- 2016
- MICRO 2016
Publications
Date
Featured collections
Popular topics
22 results for David Brooks
Tribeca: Design for PVT variations with local recovery and fine-grained adaptation
- Meeta S. Gupta
- Jude A. Rivers
- et al.
- 2009
- MICRO 2009
Optimizing pipelines for power and performance
- Viji Srinivasan
- David Brooks
- et al.
- 2002
- MICRO 2002
SMIV: A 16-nm 25-mm SoC for IoT With Arm Cortex-A53, eFPGA, and Coherent Accelerators
- Sae Kyu Lee
- Paul N. Whatmough
- et al.
- 2022
- IEEE JSSC
DNN Engine: A 28-nm Timing-Error Tolerant Sparse Deep Neural Network Processor for IoT Applications
- Paul N. Whatmough
- Saekyu Lee
- et al.
- 2018
- IEEE JSSC
Integrated analysis of power and performance for pipelined microprocessors
- Victor Zyuban
- David Brooks
- et al.
- 2004
- IEEE TC
A 12nm Agile-Designed SoC for Swarm-Based Perception with Heterogeneous IP Blocks, a Reconfigurable Memory Hierarchy, and an 800MHz Multi-Plane NoC
- Tianyu Jia
- Paolo Mantovani
- et al.
- 2022
- ESSCIRC 2022
Emerging Neural Workloads and Their Impact on Hardware
- David Brooks
- Martin M. Frank
- et al.
- 2020
- DATE 2020
A 16nm 25mm2 SoC with a 54.5x Flexibility-Efficiency Range from Dual-Core Arm Cortex-A53 to eFPGA and Cache-Coherent Accelerators
- Paul N. Whatmough
- Saekyu Lee
- et al.
- 2019
- VLSI Circuits 2019
A Wide Dynamic Range Sparse FC-DNN Processor with Multi-Cycle Banked SRAM Read and Adaptive Clocking in 16nm FinFET
- Saekyu Lee
- Paul N. Whatmough
- et al.
- 2018
- ESSCIRC 2018