Submicron mapping of strain distributions induced by three-dimensional through-silicon via featuresConal E. MurrayT. Graves-Abeet al.2013Applied Physics Letters
22nm High-performance SOI technology featuring dual-embedded stressors, Epi-Plate High-K deep-trench embedded DRAM and self-aligned Via 15LM BEOLS. NarasimhaP. Changet al.2012IEDM 2012
A Simple, unified 3D stress model for device design in stress-enhanced mobility technologiesArvind KumarKai Xiuet al.2012SISPAD 2012
Leakage engineering enabling PDSOI ring oscillators operating in sub-100pA/μm Ioff regimeZhibin RenJin Caiet al.2011CSTIC 2011
Impact of lateral asymmetric channel doping on 45-nm-technology N-Type SOI MOSFETsHasan M. NayfehNivo Rovedoet al.2009IEEE Transactions on Electron Devices