Channel design and mobility enhancement in strained germanium buried channel MOSFETsH. ShangJ.O. Chuet al.2004VLSI Technology 2004
Strained Si CMOS (SS CMOS) technology: Opportunities and challengesK. RimR. Andersonet al.2003Solid-State Electronics
Characteristics and device design of sub-100 nm strained Si N- and PMOSFETsK. RimJ.O. Chuet al.2002VLSI Technology 2002
Experimental High Performance Sub-0.1 μm Channel nMOSFET'sY. MiiS. Rishtonet al.1994IEEE Electron Device Letters
High performance 0.1μm nMOSFET's with 10 ps/stage delay (85 K) at 1.5 V power supplyY. MiiS. Rishtonet al.1993VLSI Technology 1993