Representative traces for processor models with infinite cacheV.S. IyengarLouise Trevillyanet al.1996HPCA 1996
A Novel Technique for Efficient Parallel Implementation of a Classical Logic/ Fault Simulation ProblemPradip Bose1988IEEE TC
OPTIMAL CODE GENERATION ALGORITHMS FOR ARITHMETIC EXPRESSIONS EXECUTING ON PIPELINED, DECOUPLED ARCHITECTURES.Pradip Bose1985ICCD 1985
OPTIMAL CODE GENERATION FOR EXPRESSIONS ON SUPER SCALAR MACHINES.Pradip Bose1985Fall Joint Computer Conference 1985