Reliability testing of through-silicon vias for high-current 3D applicationsSteven L. WrightPaul S. Andryet al.2008ECTC 2008
3D stacking of chips with electrical and microfluidic I/O interconnectsCalvin R. King Jr.Deepak Sekaret al.2008ECTC 2008
Characterization of stacked die using die-to-wafer integration for high yield and throughputK. SakumaP. Andryet al.2008ECTC 2008
'Trimodal' wafer-level package: Fully compatible electrical, optical, and fluidic chip I/O interconnectsMuhannad S. BakirBing Danget al.2007ECTC 2007
3D chip stacking technology with low-volume lead-free interconnectionsK. SakumaP. Andryet al.2007ECTC 2007
Assembly, characterization, and reworkability of Pb-free ultra-fine pitch C4s for system-on-packageB. DangS.L. Wrightet al.2007ECTC 2007
A Versatile Data Fabric for Advanced IoT-Based Remote Health MonitoringItalo BulejeVince Siuet al.2023ICDH 2023
Three-dimensional chip stack with integrated decoupling capacitors and thru-si via interconnectsBing DangMichael Shapiroet al.2010IEEE Electron Device Letters