Extremely thin SOI (ETSOI) CMOS with record low variability for low power system-on-chip applicationsK. ChengA. Khakifiroozet al.2009IEDM 2009
High performance 45-nm SOI technology with enhanced strain, porous low-k BEOL, and immersion lithographyS. NarasimhaK. Onishiet al.2006IEDM 2006
Challenges and opportunities of extremely thin SOI (ETSOI) CMOS technology for future low power and general purpose system-on-chip applicationsA. KhakifiroozKangguo Chenget al.2010VLSI-TSA 2010
Improving yields of high performance 65 nm chips with sputtering top surface of dual stress linerHuilong ZhuDaewon Yanget al.2007VLSI Technology 2007