Technologies to further reduce soft error susceptibility in SOIP. OldigesR.H. Dennardet al.2009IEDM 2009
Challenges and solutions of FinFET integration in an SRAM cell and a logic circuit for 22 nm node and beyondH. KawasakiV.S. Baskeret al.2009IEDM 2009
Reduction of random telegraph noise in high-κ / metal-gate stacks for 22 nm generation FETsN. TegaH. Mikiet al.2009IEDM 2009
Extremely thin SOI (ETSOI) CMOS with record low variability for low power system-on-chip applicationsK. ChengA. Khakifiroozet al.2009IEDM 2009
Can carbon nanotube transistors be scaled without performance degradation?Aaron D. FranklinGeorge Tulevskiet al.2009IEDM 2009
1D Broken-gap tunnel transistor with MOSFET-like on-currents and sub-60mV/dec subthreshold swingSiyuranga O. KoswattaSteven J. Koesteret al.2009IEDM 2009
Physical model of the impact of metal grain work function variability on emerging dual metal gate MOSFETs and its implication for SRAM reliabilityXiao ZhangJing Liet al.2009IEDM 2009
Competitive and cost effective high-k based 28nm CMOS technology for low power applicationsF. ArnaudA. Theanet al.2009IEDM 2009
High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scalingS. BangsaruntipG.M. Cohenet al.2009IEDM 2009