Challenges for silicon technology scaling in the Nanoscale Era
Tze-Chiang Chen
ESSDERC 2009
This paper presents a new self-alignment concept for scaled-down bipolar transistors: the self-aligned lateral profile. Using this concept to form the impurity profile and combining it with a wraparound base contact to reduce the emitter-base contact spacing and an n+-polyrefractory metal emitter stack to reduce the emitter resistance, a highperformance and potentially high-yield device structure can be obtained. The device structure can be adapted to a CMOS or merged bipolar-CMOS process and can also be easily optimized for analog applications. Copyright © 1987 by The Institute of Electrical and Electronics Engineers, Inc.
Tze-Chiang Chen
ESSDERC 2009
Keunwoo Kim, Hussein I. Hanafi, et al.
VLSI Technology 2005
J. Zhao, G.P. Li, et al.
VLSI-TSA 1993
Rajiv V. Joshi, Keunwoo Kim, et al.
VLSID 2007