A. Gupta, R. Gross, et al.
SPIE Advances in Semiconductors and Superconductors 1990
Paper
CMOS-on-SOI ESD protection networks
Abstract
ESD robustness of 4 kV HBM is achieved in CMOS-on-SOI ESD protection networks in an advanced sub-0.25 μm mainstream CMOS-on-SOI technology. Design layout, body contact, floating-gate effects and novel ESD protection implementations are discussed. © 1998 Elsevier Science B.V.
Related
F.J. Himpsel, T.A. Jung, et al.
Surface Review and Letters
R.D. Murphy, R.O. Watts
Journal of Low Temperature Physics
Mitsuru Ueda, Hideharu Mori, et al.
Journal of Polymer Science Part A: Polymer Chemistry