Paper

01 Jan 1984

Evolution of the MOSFET Dynamic RAM—A Personal View

View publication

Abstract

The early conceptual stages and key elements in the development of the one-device MOSFET dynamic RAM are reviewed from the personal perspective of the author. Future miniaturization to the level of 1/4μm channel length and minimum lithography dimension is projected. © 1984 IEEE

Related

Paper

A Fully Scaled Submicrometer NMOS Technology Using Direct-Write E-Beam Lithography

Matthew R. Wordeman, April M. Schweighart, et al.

IEEE T-ED

Paper

Alpha-Particle-Induced Soft Error Rate in VLSI Circuits

George A. Sai-Halasz, Matthew R. Wordeman, et al.

IEEE Journal of Solid-State Circuits

Conference paper

A fully-integrated switched-capacitor 2:1 Voltage converter with regulation capability and 90% efficiency at 2.3A/mm²

Leland Chang, Robert K. Montoye, et al.

VLSI Circuits 2010

Conference paper

FDSOI CMOS with dual backgate control for performance and power modulation

Jeng-Bang Yau, Jin Cai, et al.

VLSI-TSA 2009

View all publications