2T1D memory cell with voltage gain
Wing K. Luk, Robert H. Dennard
VLSI Circuits 2004
In this paper we present a generalized scaling theory which allows for an independent scaling of the FET physical dimensions and applied voltages, while still maintaining constant the shape of tie electric-field pattern. Thus two-dimensional effects are kept under control even though the intensity of the field is allowed to increase. The resulting design flexibility allows the design of FET's with quarter-micrometer channel length to be made, for either room temperature or liquid-nitrogen temperature. The physical limitations of the scaling theory are then investigated in detail, leading to the conclusion that the limiting FET performances are not reached at the 0.25-/μm channel length. Further improvements are possible in the future, provided certain technology breakthroughs are achieved. © 1984 IEEE
Wing K. Luk, Robert H. Dennard
VLSI Circuits 2004
Hu H. Chao, Robert H. Dermard, et al.
ISSCC 1981
Jack Y. C. Sun, Matthew R. Wordeman, et al.
IEEE T-ED
Leland Chang, David M. Fried, et al.
VLSI Technology 2005