PaperA Fully Scaled Submicrometer NMOS Technology Using Direct-Write E-Beam LithographyMatthew R. Wordeman, April M. Schweighart, et al.IEEE T-ED
PaperThreshold Voltage Characteristics of Depletion-Mode MOSFET'sMatthew R. Wordeman, Robert H. DennardIEEE T-ED
PaperA 34 µ m2 DRAM Cell Fabricated with a 1 µm Single-Level Polycide FET TechnologyHu H. Chao, Robert H. Dennard, et al.IEEE Journal of Solid-State Circuits
PaperA 7F2 cell and bitline architecture featuring tilted array devices and penalty-free vertical BL twists for 4-Gb DRAM'sHeinz Hoenigschmid, Alexander Frey, et al.IEEE Journal of Solid-State Circuits
