György E. Révész
Theoretical Computer Science
An overview of wafer-level three-dimensional (3D) integration technology is provided. The basic reasoning for pursuing 3D integration is presented, followed by a description of the possible process variations and integration schemes, as well as the process technology elements needed to implement 3D integrated circuits. Detailed descriptions of two wafer-level integration schemes implemented at IBM are given, and the challenges of bringing 3D integration into a production environment are discussed. © Copyright 2008 by International Business Machines Corporation.
György E. Révész
Theoretical Computer Science
Renu Tewari, Richard P. King, et al.
IS&T/SPIE Electronic Imaging 1996
Gal Badishi, Idit Keidar, et al.
IEEE TDSC
Bowen Zhou, Bing Xiang, et al.
SSST 2008