Conference paper
The case for lifetime reliability-aware microprocessors
Jayanth Srinivasan, Sarita V. Adve, et al.
ISCA 2004
The ability to estimate power consumption during early-stage definition and trade-off studies is a key new methodology enhancement. Opportunities for saving power can be exposed via microarchitecture-level modeling, particularly through clock-gating and dynamic adaptation.
Jayanth Srinivasan, Sarita V. Adve, et al.
ISCA 2004
Jude A. Rivers, Meeta S. Gupta, et al.
IEEE TCADIS
Tamar Eilam, Pradip Bose, et al.
IEEE Trans Semicond Manuf
Víctor Jiménez, Francisco J. Cazorla, et al.
IEEE Micro