A. Bette, J.K. DeBrosse, et al.
VLSI Circuits 2003
Paper
TA-A3 Retention Time Studies in Buried-Channel MOSFET Dynamic-Memory Devices
Abstract
No abstract available.
Related
Conference paper
An 18 ns 56-bit multiply-adder circuit
Robert K. Montoye, P.W. Cook, et al.
ISSCC 1990
M.Y. Tsai, H.H. Chao, et al.
JES
Conference paper
ON THE SYNCHRONIZATION OF A MICROPROCESSOR.
H.H. Chao, Shauchi Ong, et al.
CICC 1985