Conference paper
DESIGN OPTIMIZATION FOR CONTROL CIRCUITS IMPLEMENTED WITH PLAS.
H.H. Chao, Shauchi Ong, et al.
ICCD 1985
Paper
TA-A3 Retention Time Studies in Buried-Channel MOSFET Dynamic-Memory Devices
Abstract
No abstract available.
Related
Conference paper
An 18 ns 56-bit multiply-adder circuit
Robert K. Montoye, P.W. Cook, et al.
ISSCC 1990
H.H. Chao, Shauchi Ong, et al.
IEEE Design and Test of Computers
John DeBrosse, Dietmar Gogl, et al.
IEEE Journal of Solid-State Circuits