Simulation study on channel length scaling of high performance partially depleted metal gate and poly gate SOI MOSFETs
- Wang Xinlin
- Andres Bryant
- et al.
- 2006
- SISPAD 2006
Publications
Date
Featured collections
Popular topics
29 results for A. Bryant
Simulation analysis of series resistance for SOI MOSFET in nanometer regime
- Xinlin Wang
- Phil Oldiges
- et al.
- 2005
- SISPAD 2005
Investigation of CMOS devices with embedded SiGe source/drain on hybrid orientation substrates
- Qiqing Ouyang
- Min Yang
- et al.
- 2005
- VLSI Technology 2005
Dual stress liner enhancement in hybrid orientation technology
- C. Sheraw
- M. Yang
- et al.
- 2005
- VLSI Technology 2005
Low-power CMOS at Vdd=4kT/q
- A. Bryant
- J. Brown
- et al.
- 2001
- DRC 2001
0.22 μm CMOS-SOI technology with a Cu BEOL
- A. Ajmera
- J. Sleight
- et al.
- 1999
- VLSI Technology 1999
Impact of lateral asymmetric channel doping on 45-nm-technology N-Type SOI MOSFETs
- Hasan M. Nayfeh
- Nivo Rovedo
- et al.
- 2009
- IEEE Transactions on Electron Devices
Silicon CMOS devices beyond scaling
- Wilfried Haensch
- Edward J. Nowak
- et al.
- 2006
- IBM J. Res. Dev
Ultralow-voltage minimum-energy CMOS
- Scott Hanson
- Bo Zhai
- et al.
- 2006
- IBM J. Res. Dev