Conference paper
Latchup in CMOS technology
M. Hargrove, S. Voldman, et al.
IRPS 1998
Conference paper
Low-power CMOS at Vdd=4kT/q
Abstract
The operation of complimentary metal oxide semiconductor (CMOS) power-delay product at subthreshold voltages was demonstrated. Experimental results showed that capacitive loading was due to junction, wire and gate fringe capacitances. This was due to smaller gate-to-inversion layer capacitance as compared to the operation above the threshold voltage.
Related
Conference paper
Organic-inorganic electronic devices based on hybrid perovskites
D.B. Mitzi, C. Dimitrakopoulos, et al.
DRC 2001
P.E. Cottrell, R.R. Troutman, et al.
IEEE T-ED
K. Chatty, P.E. Cottrell, et al.
IRPS 2004