Conference paper1GHz fully pipelined 3.7ns Address access time 8kx1024 embedded DRAM macroO. Takahashi, S. Dhong, et al.ISSCC 2000
Conference paperSoft error rate scaling for emerging SOI technology optionsP. Oldiges, K. Bernstein, et al.VLSI Technology 2002
Conference paperSOI for a 1-Volt CMOS Technology and Application to a 512kb SRAM with 3.5 ns Access TimeG. Shahidi, T.H. Ning, et al.IEDM 1993