1 μm MOSFET VLSI Technology: Part VI—Electron-Beam Lithography

Abstract

This paper discusses the fabrication of 1 Am minimum linewidth FET polysilicon-gatedevices and circuits. These were designed for the tight dimensional ground rules (resolution, linewidth control, and overlay) achievable using direct wafer write scanning electron-beam lithography with individual chip registration. The present work focuses on vector-scan electron-beam technology and processing, while other papers in this series discuss other aspects of the work. Different types of 1 Am MOSFET chips were written on 57 mm Si wafers using a totally automated electron-beam system which performs table stepping, registration to fiducial marks, and pattern writing in a vector scan mode (on an individual shape basis) with control of exposure dose for individual shapes. The pattern data were prepared by batch processing which includes proximity correction as well as sorting of shapes to achieve data compaction and minimal distance between shapes. A iiovel two-layer positive resist system has been developed to achiev!- reproducible liftoff profiles over topography and better linewidth control. The final results presented here demonstrate that there an no fundamental barriers to the extension of this work to small dimensions. Copyright © 1979 by The Institute of Electrical and Electronics Engineers, Inc.