U. Staufer, D. Kern
Japanese Journal of Applied Physics
The first device performance results are presented from experiments designed to assess FET technology feasibility in the 0.1- μ m gate-length regime. Low-temperature device design considerations for these dimensions lead to a 0.15-V threshold and 0.6-V power supply, with a forward-biased substrate. Self-aligned and almost fully scaled devices and simple circuits were fabricated by direct-write electron-beam lithography at all levels, with gate lengths down to 0.07 μm. Measured device characteristics yielded over 750-mS/mm transconductance, which is the highest value obtained to date in Si FET's. Copyright © 1987 by The Institute of Electrical and Electronics Engineers, Inc.
U. Staufer, D. Kern
Japanese Journal of Applied Physics
George A. Sai-Halasz, Matthew R. Wordeman, et al.
IEEE Electron Device Letters
H. Rarback, D. Shu, et al.
Review of Scientific Instruments
D. Kern, J. Paraszczak, et al.
Microcircuit Engineering 1982