An 8-bit 56GS/s 64x Time-Interleaved ADC with Bootstrapped Sampler and Class-AB Buffer in 4nm CMOSA. Serdar YonarPier Andrea Franceseet al.2022VLSI Technology and Circuits 2022
A system design approach toward integrated cryogenic quantum control systemsMridula PrathapanPeter Muelleret al.2022WOLTE 2022
HERMES-Core-A 1.59-TOPS/mm2PCM on 14-nm CMOS In-Memory Compute Core Using 300-ps/LSB Linearized CCO-Based ADCsRiduan Khaddam-AljamehMilos Stanisavljevicet al.2022IEEE JSSC
HERMES Core - A 14nm CMOS and PCM-based In-Memory Compute Core using an array of 300ps/LSB Linearized CCO-based ADCs and local digital processingRiduan Khaddam-AljamehMilos Stanisavljevicet al.2021VLSI Circuits 2021
HERMES Core - A 14nm CMOS and PCM-based In-Memory Compute Core using an array of 300ps/LSB Linearized CCO-based ADCs and local digital processingR. Khaddam-AljamehM. Stanisavljevicet al.2021VLSI Technology 2021
Experimental efficiency evaluation of stacked transistor half-bridge topologies in 14 nm cmos technologyPedro André Martins BezerraFlorian Krismeret al.2021Electronics (Switzerland)
An 8b DAC-Based SST TX Using Metal Gate Resistors with 1.4pJ/b Efficiency at 112Gb/s PAM-4 and 8-Tap FFE in 7iim CMOSMarcel KosselVishal Khatriet al.2021ISSCC 2021
An In-Comparator Aperture-Time Equalization in a 7-nm FinFET CMOS 40-Gb/s ReceiverAbdullah Serdar YonarPier Andrea Franceseet al.2020IEEE SSC-L
A 161-mW 56-Gb/s ADC-Based Discrete Multitone Wireline Receiver Data-Path in 14-nm FinFETGain KimMarcel Kosselet al.2020IEEE JSSC
A 4.8pJ/b 56Gb/s ADC-Based PAM-4 Wireline Receiver Data-Path with Cyclic Prefix in 14nm FinFETGain KimLukas Kullet al.2019A-SSCC 2019