Jean-Olivier Plouchart, Wooram Lee, et al.
RFIC 2017
A 23.5 GHz 32 nm SOI-CMOS PLL with 30% frequency tuning range features an adaptively biased VCO. The adaptive biasing scheme lowers the average PLL power consumption from 34 mW to 27.2 mW, while keeping the jitter below 1.3° RMS across all frequency bands. © 2004-2012 IEEE.
Jean-Olivier Plouchart, Wooram Lee, et al.
RFIC 2017
Jean-Olivier Plouchart, Mark Ferriss, et al.
RFIC 2013
Neric Fong, Jean-Olivier Plouchart, et al.
IMS 2003
Alberto Valdes-Garcia, Bodhisatwa Sadhu, et al.
BCICTS 2018