Jean-Olivier Plouchart, Jonghae Kim, et al.
IEEE Journal of Solid-State Circuits
Paper
A 23.5 GHz PLL with an adaptively biased VCO in 32 nm SOI-CMOS
Abstract
A 23.5 GHz 32 nm SOI-CMOS PLL with 30% frequency tuning range features an adaptively biased VCO. The adaptive biasing scheme lowers the average PLL power consumption from 34 mW to 27.2 mW, while keeping the jitter below 1.3° RMS across all frequency bands. © 2004-2012 IEEE.
Related
Conference paper
A 5.5-GHz low noise amplifier in SiGe BiCMOS
Herschel A. Ainspan, Charles S. Webster, et al.
ESSCIRC 1998
Scott K. Springer, Sungjae Lee, et al.
IEEE Transactions on Electron Devices
Mehmet Soyuer, Herschel A. Ainspan, et al.
Proceedings of the IEEE