Keith A. Jenkins, Karthik Balakrishnan, et al.
IEEE Electron Device Letters
A bulk silicon divide-by-two dynamic frequency divider with maximum clock speed of 26.5 GHz has been achieved. The dynamic divider operates from 6.5 GHz to 26.5 GHz. The design is based on n-channel MOSFET's with an effective gate length of 0.1 µm. © 2000, The Institute of Electrical and Electronics Engineers, Inc. All rights reserved.
Keith A. Jenkins, Karthik Balakrishnan, et al.
IEEE Electron Device Letters
Chun Yung Sung, Yu-Ming Lin, et al.
VLSI-TSA 2010
Inanc Meric, Cory R. Dean, et al.
IEDM 2011
Wenjuan Zhu, Damon B. Farmer, et al.
Applied Physics Letters